

**MEMORY DEVICE AND METHOD OF SIMULTANEOUS FABRICATION OF
CORE AND PERIPHERY OF SAME**

ABSTRACT OF THE DISCLOSURE

5 A method of fabricating a memory device having a core region of double-bit memory cells and a periphery region of logic circuitry includes forming a dielectric stack over the core and periphery areas of a semiconductor substrate and removing the dielectric stack from the periphery region. A gate dielectric is formed over the periphery area, followed by a first conductive layer over the core
10 and periphery areas. After the formation and thermal processing of the gate dielectric, bitlines, which serve as source and drain regions, are implanted into the core area. Formation of the bitlines after the gate dielectric layer reduces lateral bitline diffusion and reduces short channel effects.

R:\JWorgull\AMDS\PH0709us\AMDSPH0709app.doc